This is compact model manchester encoder for RFID system, written on the Verilog HDL language and simulated in ModelSim. The archive also containing a test_bench.




File list:
async_RS_TRIGER.txt
logic.txt
testbench.txt