clock design using vhdl




File list:
bcd_7seg.vhdl
botao.vhdl
clock_divide.vhdl
clock_divide2.vhdl
incrementa.vhdl
mux2para1.vhdl