home | Download | Guestbook | Sitemap
codelookerDownloadHardware/embeddedVHDL Develop
Search:
vhdl-eg
  • Classification:Hardware/embedded - VHDL Develop
  • Development Tool:VHDL
  • Sise:3.94 MB
  • Upload time:2011/5/22 6:01:53
  • Uploader:joeseph
  • Download Statistics:
Description
It is a nor gate.That is extensively used in digital circuits. it is a complement of OR gate. complete source code,has passed the test.


Y_chart.jpg

File list:
vhdl eg
......\esd.cs.ucr.edu
......\..............\labs
......\..............\....\tutorial
......\0~alu.vhd
......\0~index.html
......\active0.jpg
active0.jpg
......\active1.jpg
active1.jpg
......\active2.jpg
active2.jpg
......\active3.jpg
active3.jpg
......\active4.jpg
active4.jpg
......\active5.jpg
active5.jpg
......\active6.jpg
active6.jpg
......\active8.jpg
active8.jpg
......\active9.jpg
active9.jpg
......\Active_Tutorial.html
......\adder.jpg
adder.jpg
......\adder.vhd
......\adder_sch.jpg
adder_sch.jpg
......\adder_sim.jpg
adder_sim.jpg
......\ALU.jpg
ALU.jpg
......\ALU.vhd
......\alu_sch.jpg
alu_sch.jpg
......\alu_sim.jpg
alu_sim.jpg
......\and.jpg
and.jpg
......\AND_gate.vhd
......\area.jpg
area.jpg
......\Area_Timing.jpg
Area_Timing.jpg
......\area_timing_table.jpg
area_timing_table.jpg
......\backontop.gif
backontop.gif
......\bg.jpg
bg.jpg
......\bigmux.vhd
......\book1.gif
book1.gif
......\bridge.jpg
bridge.jpg
......\bridge.vhd
......\bridge2.jpg
bridge2.jpg
......\bridge2.vhd
......\bridge2_gate.vhd
......\bridge2_sch.jpg
bridge2_sch.jpg
......\bridge_gate.vhd
......\bridge_sch.jpg
bridge_sch.jpg
......\bridge_sim.jpg
bridge_sim.jpg
......\coffeecup.gif
coffeecup.gif
......\combckt_sch.jpg
combckt_sch.jpg
......\comb_ckt.jpg
comb_ckt.jpg
......\comb_ckt.vhd
......\comb_sim.jpg
comb_sim.jpg
......\comparator.jpg
comparator.jpg
......\comparator.vhd
......\comparator_sch.jpg
comparator_sch.jpg
......\comparator_sim.jpg
comparator_sim.jpg
......\controller.vhd
......\counter.jpg
counter.jpg
......\counter.vhd
......\counter_gate.vhd
......\counter_sch.jpg
counter_sch.jpg
......\counter_sim.jpg
counter_sim.jpg
......\counter_syn.scr
......\cpublock.jpg
cpublock.jpg
......\cpugatesim.scr
......\cpuhierarchy.jpg
cpuhierarchy.jpg
......\cpusim.scr
......\cpusim1.jpg
cpusim1.jpg
......\cpusim2.jpg
cpusim2.jpg
......\cpusyn.scr
......\ctrl_unit.vhd
......\datapath.vhd
......\decoder.jpg
decoder.jpg
......\decoder.vhd
......\decoder_sch.jpg
decoder_sch.jpg
......\decoder_sim.jpg
decoder_sim.jpg
......\dff.jpg
dff.jpg
......\dff.vhd
......\dff_gate.vhd
......\dff_sim.jpg
dff_sim.jpg
......\driver.jpg
driver.jpg
......\DRIVER.vhd
......\FIR.vhd
......\fir1.jpg
fir1.jpg
......\fir2.jpg
fir2.jpg
......\fir_gate.vhd
......\fir_sch.jpg
fir_sch.jpg
......\fir_sim.jpg
fir_sim.jpg
......\FIR_syn.scr
......\Flashball.gif
Flashball.gif
......\fsm.vhd
......\fsm_gate.vhd
......\fsm_sch.jpg
fsm_sch.jpg
......\fsm_sim.jpg
fsm_sim.jpg
......\gcd.jpg
gcd.jpg
......\GCD.vhd
......\gcd1.vhd
......\gcd2.jpg
gcd2.jpg
......\gcd2.vhd
......\gcd2_gate.vhd
......\gcd2_sch.jpg
gcd2_sch.jpg
......\gcd2_sim.jpg
gcd2_sim.jpg
......\gcd_gate.vhd
......\gcd_sch.jpg
gcd_sch.jpg
......\gcd_sim.jpg
gcd_sim.jpg
......\index (2).html
......\index.html
......\inverter.jpg
inverter.jpg
......\IR.vhd
......\ISA.jpg
ISA.jpg
......\ISA.vhd
......\ISA_gate.vhd
......\ISA_sch.jpg
ISA_sch.jpg
......\ISA_sim.jpg
ISA_sim.jpg
......\jkff.jpg
jkff.jpg
......\jkff.vhd
......\jkff_gate.vhd
......\jkff_sim.jpg
jkff_sim.jpg
......\latch.jpg
latch.jpg
......\latch.vhd
......\latch_gate.vhd
......\latch_sim.jpg
latch_sim.jpg
......\memory.vhd
......\microprocessor.vhd
......\multiplier.jpg
multiplier.jpg
......\multiplier.vhd
......\multiplier_sch.jpg
multiplier_sch.jpg
......\multiplier_sim.jpg
multiplier_sim.jpg
......\mux.jpg
mux.jpg
......\mux.vhd
......\mux_sch.jpg
mux_sch.jpg
......\mux_sim.jpg
mux_sim.jpg
......\nand.jpg
nand.jpg
......\NAND_gate.vhd
......\nor.jpg
nor.jpg
......\NOR_gate.rar
......\NOR_gate.vhd
......\obuf.vhd
......\or.jpg
or.jpg
......\OR_gate.vhd
......\PC.vhd
......\pointer.gif
pointer.gif
......\Power.jpg
Power.jpg
......\R1_syn.gif
R1_syn.gif
......\R2_syn.gif
R2_syn.gif
......\R3_syn.gif
R3_syn.gif
......\RAM.jpg
RAM.jpg
......\RAM.vhd
......\RAM_gate.vhd
......\RAM_sch.jpg
RAM_sch.jpg
......\RAM_sim.jpg
RAM_sim.jpg
......\Recei_model.vhd
......\register.jpg
register.jpg
......\register.vhd
......\register_gate.vhd
......\register_sch.jpg
register_sch.jpg
......\register_sim.jpg
register_sim.jpg
......\reg_file.vhd
......\ROM.jpg
ROM.jpg
......\ROM.vhd
......\ROM_gate.vhd
......\ROM_sch.jpg
ROM_sch.jpg
......\ROM_sim.jpg
ROM_sim.jpg
......\shifter.jpg
shifter.jpg
......\shifter.vhd
......\shifter_gate.vhd
......\shifter_sch.jpg
shifter_sch.jpg
......\shifter_sim.jpg
shifter_sim.jpg
......\sig_var.jpg
sig_var.jpg
......\sig_var.vhd
......\smallmux.vhd
......\syn_alu.inc
......\syn_bigmux.inc
......\syn_controller.inc
......\syn_ctrl_unit.inc
......\syn_datapath.inc
......\syn_IR.inc
......\syn_memory.inc
......\syn_obuf.inc
......\syn_PC.inc
......\syn_reg_file.inc
......\syn_smallmux.inc
......\T1_syn.gif
T1_syn.gif
......\T2_syn.gif
T2_syn.gif
......\T3_syn.gif
T3_syn.gif
......\TB1_receiver.vhd
......\TB1_transmitter.vhd
......\TB2_receiver.vhd
......\TB2_transmitter.vhd
......\TB3_receiver.vhd
......\TB3_transmitter.vhd
......\tb_adder.vhd
......\tb_ALU.vhd
......\tb_bridge.vhd
......\tb_bridge2.vhd
......\tb_ckt.vhd
......\tb_comparator.vhd
......\tb_counter.vhd
......\tb_decoder.vhd
......\tb_dff.vhd
......\tb_FIR.vhd
......\tb_fsm.vhd
......\tb_gcd.vhd
......\tb_gcd2.vhd
......\tb_ISA.vhd
......\tb_jkff.vhd
......\tb_latch.vhd
......\TB_mp.vhd
......\tb_multiplier.vhd
......\tb_mux.vhd
......\TB_RAM.vhd
......\tb_register.vhd
......\TB_ROM.vhd
......\tb_shifter.vhd
......\tb_tridriver.vhd
......\TB_UART.vhd
......\timing.jpg
timing.jpg
......\trans_gate.vhd
......\Trans_model.vhd
......\tridriver.jpg
tridriver.jpg
......\tridriver_sch.jpg
tridriver_sch.jpg
......\tridriver_sim.jpg
tridriver_sim.jpg
......\tri_driver.vhd
......\UART6402.pdf
......\UART_6402.vhd
......\UART_gate.vhd
......\UART_sim.gif
UART_sim.gif
......\VHDL.jpg
VHDL.jpg
......\VHDL_Page.html
......\xnor.jpg
xnor.jpg
......\XNOR_gate.vhd
......\xor.jpg
xor.jpg
......\XOR_gate.vhd
......\Y_chart.jpg
Y_chart.jpg
If you are a member, Log in. If you are not a member, Please register
Related source code
[UART-VHDL-QUARTUS] - uart vhdl quartus for altera
[SIMULINK_MATLAB-to-VHDL-Route-for-Fu...] - Communication and Research are essential skills for success in professional career. The majorobjective of this course is to develop skills in communication and research. For the technocratsit is very important to have proper communication skills in representing their problems and ideasin a simple language, and reporting their research work. Apart from that, on several occasionsthey require skills in technical
[KeccakVHDL-3.1] - vhdl code for keccak
[vhdl-based-rfid-system] - VHDL BASED RFID ANTENNA DESIGNING IS VERY LOW COST ANT HIGH EFFICIENT
[1.-VHDL-Code-For-BCD-To-Decimal-Deco...] - 1. VHDL Code For BCD To Decimal Decoder By Data Flow Modelling
[VHDL-Code-For-Full-Subtractor-By-Dat...] - VHDL Code For Full Subtractor By Data Flow Modelling
[VHDL-Code-For-Half-Subtractor-By-Dat...] - VHDL Code For Half Subtractor By Data Flow Modelling
[VHDL-Code-For-Full-Adder-By-Data-Flo...] - VHDL Code For Full Adder By Data Flow Modelling
[FPGA-VHDL-Time-Constraints-example] - FPGA VHDL Time Constraints Example
[vhdl-implementation-of-advanced-encr...] - vhdl implementation of advanced encryption standard algorithm
Download Address
download DownLoad
Comments: Don't forget to comment after downloading! Comment...
About - Advertise - Sitemap