DIV This sample shows how floating-point exceptions may be captu - source code download

codelooker → Download → Game → Other Games

Search:

DIV

Classification:Game - Other Games Development Tool:Visual C++ Sise:13.0 KB Upload time:2011/5/29 12:56:48 Uploader:parthu Download Statistics:

Description

This sample shows how floating-point exceptions may be captured and handled in an MFC application.

DIV.ICO

File list:
DIV
..\DEBUG
..\RELEASE
..\RES
..\...\DIV.ICO
DIV.ICO

..\...\DIV.RC2
..\DIV.CLW
..\DIV.CPP
..\DIV.DSP
..\DIV.DSW
..\DIV.H
..\DIV.RC
..\DIVDLG.CPP
..\DIVDLG.H
..\README.TXT
..\RESOURCE.H
..\STDAFX.CPP
..\STDAFX.H

If you are a member, Log in. If you are not a member, Please register

Related source code

[Exploiting-Interference-Diversity-fo...] - Spectrum sensing is a core problem in cognitiveradio. Detecting the presence/absence of very weakprimary users with a single antenna can be very difficult.Environmental uncertainties result in SNR walls thatdetectors cannot overcome.
[cedival-cancer-svm] - Cervical cancer is one of the deadliest cancers known and is also a key research area in image processing. The main problem with this cancer is that it cannot be detected as it doesn’t throw any symptoms until the final stages. This is attributed to the cancer itself and also to the lack of pathologists available to screen the cancer. Here we have proposed a novel approach to classify the various malignancies in cervical cyto images using the textural properties of the cervical cyto image. For grouping the stages of the cancer we have employed a decision based support system that would help classify the stages of the cancer and help the pathologist detect the cancer better. The proposed image has been tested with a set of images and has proved to be efficient.
[Clock-Divider] - this verilog program, Clock Divider, can be compiled successfully by Altera and ModelSIM.
[division] - dvision algorithm with verilog
[clk_div_50] - a kind of frequently used frequency divider as the divider factor is 50 in the code, you can change it as your wish.
[Clockdivider] - VHDL CODE FOR CLOCK DIVIDER
[divideer_2] - this is a 2 bit divider for xilinx whit ise 9.2
[Frecuency-Divisor] - This code Use the 50 Mhz clock of BASYS 2 FPGA to generate a frecuency divisor (choose the div value using FPGA Switches). The result is shown in two leds to compare, one have a frecency fixed (with out div ) and the secon led showm the div selected (by switches), working.
[clockdiv_teste] - Clock division program write in Verilog with selected divider (32 bits)
[division] - verilog code for division algorithm

Download Address

DownLoad

Comments: Don't forget to comment after downloading! Comment...

About - Advertise - Sitemap