home | Download | Guestbook | Sitemap
codelookerDownloadHardware/embeddedVHDL Develop
Search:
Altera_Quartus_SPI
  • Classification:Hardware/embedded - VHDL Develop
  • Development Tool:VHDL
  • Sise:347 KB
  • Upload time:2013/9/13 18:24:04
  • Uploader:fsfs0
  • Download Statistics:
Description
SPI on Quartus Altera witn testbensh simulation


WAVE.BMP

File list:
FPGASPI
......\CODE
......\....\SPI_Master.V
......\....\transcript
......\MODELSIM
......\........\rtl_work
......\........\........\@s@p@i_@master
......\........\........\..............\verilog.prw
......\........\........\..............\verilog.psm
......\........\........\..............\_primary.dat
......\........\........\..............\_primary.dbs
......\........\........\..............\_primary.vhd
......\........\........\@s@p@i_master_test
......\........\........\..................\verilog.prw
......\........\........\..................\verilog.psm
......\........\........\..................\_primary.dat
......\........\........\..................\_primary.dbs
......\........\........\..................\_primary.vhd
......\........\........\_temp
......\........\........\_info
......\........\........\_vmake
......\........\WORK
......\........\....\@s@p@i_@master
......\........\....\..............\VERILOG.PSM
......\........\....\..............\_PRIMARY.DAT
......\........\....\..............\_PRIMARY.VHD
......\........\....\@s@p@i_master_test
......\........\....\..................\VERILOG.PSM
......\........\....\..................\_PRIMARY.DAT
......\........\....\..................\_PRIMARY.VHD
......\........\....\_INFO
......\........\modelsim.ini
......\........\msim_transcript
......\........\SPI_Master.cr.MTI
......\........\SPI_Master.MPF
......\........\SPI_Master.V
......\........\SPI_Master.vt
......\........\SPI_Master_run_msim_rtl_verilog.do
......\........\SPI_Master_test.V
......\........\SPI_Master_test.v.BAK
......\........\transcript
......\........\VSIM.WLF
......\........\WAVE.BMP
WAVE.BMP
......\........\WAVE.DO
......\QUARTUS
......\.......\DB
......\.......\..\logic_util_heursitic.dat
......\.......\..\prev_cmp_SPI_Master.asm.qmsg
......\.......\..\prev_cmp_SPI_Master.fit.qmsg
......\.......\..\prev_cmp_SPI_Master.map.qmsg
......\.......\..\prev_cmp_SPI_Master.qmsg
......\.......\..\prev_cmp_SPI_Master.tan.qmsg
......\.......\..\SPI_Master.(0).cnf.cdb
......\.......\..\SPI_Master.(0).cnf.hdb
......\.......\..\SPI_Master.ae.hdb
......\.......\..\SPI_Master.amm.cdb
......\.......\..\SPI_Master.asm.qmsg
......\.......\..\SPI_Master.asm.rdb
......\.......\..\SPI_Master.asm_labs.ddb
......\.......\..\SPI_Master.cbx.xml
......\.......\..\SPI_Master.cmp.cdb
......\.......\..\SPI_Master.cmp.hdb
......\.......\..\SPI_Master.cmp.kpt
......\.......\..\SPI_Master.cmp.logdb
......\.......\..\SPI_Master.cmp.rdb
......\.......\..\SPI_Master.cmp0.ddb
......\.......\..\SPI_Master.db_info
......\.......\..\SPI_Master.eda.qmsg
......\.......\..\SPI_Master.fit.qmsg
......\.......\..\SPI_Master.hier_info
......\.......\..\SPI_Master.hif
......\.......\..\SPI_Master.idb.cdb
......\.......\..\SPI_Master.lpc.html
......\.......\..\SPI_Master.lpc.rdb
......\.......\..\SPI_Master.lpc.txt
......\.......\..\SPI_Master.map.cdb
......\.......\..\SPI_Master.map.hdb
......\.......\..\SPI_Master.map.logdb
......\.......\..\SPI_Master.map.qmsg
......\.......\..\SPI_Master.map.rdb
......\.......\..\SPI_Master.pre_map.cdb
......\.......\..\SPI_Master.pre_map.hdb
......\.......\..\SPI_Master.root_partition.map.reg_db.cdb
......\.......\..\SPI_Master.routing.rdb
......\.......\..\SPI_Master.rtlv.hdb
......\.......\..\SPI_Master.rtlv_sg.cdb
......\.......\..\SPI_Master.rtlv_sg_swap.cdb
......\.......\..\SPI_Master.sgdiff.cdb
......\.......\..\SPI_Master.sgdiff.hdb
......\.......\..\SPI_Master.sld_design_entry.sci
......\.......\..\SPI_Master.sld_design_entry_dsc.sci
......\.......\..\SPI_Master.smart_action.txt
......\.......\..\SPI_Master.sta.qmsg
......\.......\..\SPI_Master.sta.rdb
......\.......\..\SPI_Master.syn_hier_info
......\.......\..\SPI_Master.tis_db_list.ddb
......\.......\..\SPI_Master.tmw_info
......\.......\incremental_db
......\.......\..............\compiled_partitions
......\.......\..............\...................\SPI_Master.db_info
......\.......\..............\...................\SPI_Master.root_partition.map.kpt
......\.......\..............\README
......\.......\SPI_Master.asm.rpt
......\.......\SPI_Master.done
......\.......\SPI_Master.DPF
......\.......\SPI_Master.eda.rpt
......\.......\SPI_Master.fit.rpt
......\.......\SPI_Master.fit.smsg
......\.......\SPI_Master.fit.summary
......\.......\SPI_Master.flow.rpt
......\.......\SPI_Master.jdi
......\.......\SPI_Master.map.rpt
......\.......\SPI_Master.map.smsg
......\.......\SPI_Master.map.summary
......\.......\SPI_Master.PIN
......\.......\SPI_Master.POF
......\.......\SPI_Master.QPF
......\.......\SPI_Master.QSF
......\.......\SPI_Master.qws
......\.......\SPI_Master.sta.rpt
......\.......\SPI_Master.sta.summary
......\.......\SPI_Master.tan.RPT
......\.......\SPI_Master.tan.summary
......\.......\SPI_Master.V
......\.......\SPI_Master_assignment_defaults.QDF
......\.......\SPI_Master_nativelink_simulation.rpt
......\testbench
......\.........\SPI_Master_test.V
......\.........\transcript
......\11.txt
......\Nouveau Document texte.txt
......\使用说明请参看右侧注释====〉〉.TXT
Related source code
[Walter-j2me-java] - Java J2me Walter game open source
[altera_pll] - this file contain sources code in VHDL lanugage for PLL (Phase locked loop) module
[AlternativaPlatformTest] - Alternativa platform test source code integrity, and can be used directly.
Download Address
download DownLoad
Comments: Don't forget to comment after downloading! Comment...
About - Advertise - Sitemap