home | Download | Guestbook | Sitemap
codelookerDownloadHardware/embeddedDSP Develop
Search:
PLL
  • Classification:Hardware/embedded - DSP Develop
  • Development Tool:C-C++
  • Sise:97.0 KB
  • Upload time:2013/9/11 14:41:13
  • Uploader:weletric
  • Download Statistics:
Description
Here is a project for PLL initialization of tms320c5509a DSP.note that there are 2 projects in zip file.one in assembly language and the other in C language.best regards.




File list:
PLL
..\PLL ASM
..\.......\Debug
..\.......\.....\main.obj
..\.......\.....\mainC++.obj
..\.......\.....\pll_config.obj
..\.......\.....\PLL_TEST.func_info
..\.......\.....\PLL_TEST.map
..\.......\.....\PLL_TEST.out
..\.......\PLL_TEST.CS_
..\.......\............\FILE.CDX
..\.......\............\FILE.DBF
..\.......\............\FILE.FPT
..\.......\............\SYMBOL.CDX
..\.......\............\SYMBOL.DBF
..\.......\............\SYMBOL.FPT
..\.......\cc_build_Debug.log
..\.......\Debug.lkf
..\.......\main.c
..\.......\mainC++.cpp
..\.......\pll_config.asm
..\.......\PLL_TEST.paf
..\.......\PLL_TEST.paf2
..\.......\PLL_TEST.pjt
..\.......\PLL_TEST.sbl
..\PLL C
..\.....\Debug
..\.....\.....\main.obj
..\.....\.....\mainC++.obj
..\.....\.....\pll_config.obj
..\.....\.....\PLL_TEST.func_info
..\.....\.....\PLL_TEST.map
..\.....\.....\PLL_TEST.out
..\.....\PLL_TEST.CS_
..\.....\............\FILE.CDX
..\.....\............\FILE.DBF
..\.....\............\FILE.FPT
..\.....\............\SYMBOL.CDX
..\.....\............\SYMBOL.DBF
..\.....\............\SYMBOL.FPT
..\.....\cc_build_Debug.log
..\.....\Debug.lkf
..\.....\declare_intf.log
..\.....\main.c
..\.....\PLL_TEST.paf
..\.....\PLL_TEST.paf2
..\.....\PLL_TEST.pjt
..\.....\PLL_TEST.sbl
Related source code
[Pll] - A simple Pll
[chat_aplli204118152007] - simple chat application in java
[plldesign] - pll(phase locked loop) is used to fix the circuit to particular frequency
[altera_pll] - this file contain sources code in VHDL lanugage for PLL (Phase locked loop) module
[Digital PLL] - This file is concerning the digital phase locked loop in Simulink, where the algorithm structure and system parameters are both give.
[LPCPLLwizard] - with this project you can calculate lpc23xx pll values with excel export
[VolatgeControl_PLL_1_1] - Closed-loop controlled voltage inverter plus a phase-locked loop control, good example source code integrity, and can be used directly.
[PLL] - The simulation file is the Phase lock loop with dq theory with unbalance input volatges
[pll] - Simulink model for PLL, hope for all of us. Source code integrity, and can be used directly.
[PLL] - ABOUT, phase-locked
Download Address
download DownLoad
Comments: Don't forget to comment after downloading! Comment...
About - Advertise - Sitemap